Lambert Spaanenburg

Guest Researcher at Lund University

Lambert.Spaanenburg@eit.lth.se

Summary

Creating new cross-border hardware / software technologies with a mid-term market perspective, demonstrating its effectiveness in a close-to-market prototype and making it operational within a professional organization, each time bridging the gap between research, development and fabrication.

Specialties

System-C, VHDL programming on Altera / Xilinx
Hardware / Software Engineering, including Virtualization
Computer / System Architecture including Networked Intelligence

Also:

- project management and technology spin-off

Experience

Guest Researcher at Lund University

2009 - Present (1 year)

Developing new technologies for

- RaviteQ on Mobile Multi-Media Communication,
- Glimworks on GUI architectures in the Cloud, and
- BASE on hardware / software for hand vein identification serving for person authentication in access control

1 recommendation available upon request

Professor Systems on Chip at Lund University

2002 - 2009 (7 years)

Teaching in (FPGA-based mostly) Networked System Design from Gate to Processor level Research in Intelligent Sensory Systems & Networks

Notably: CNN (vision dominated) Processors on FPGA for Smart Camera

Professor Technical Computer Science at Rijksuniversiteit Groningen

1993 - 2002 (9 years)

Developed and Implemented the Technical Computing Science education stream Research on Neural Engineering technologies

Notably: License Plate Recognition (professionalized and commercialised by Dacolian)

Also:

Sabbatical at KPN Central Research

Head Signal Processing Department at Institute for Microelectronics Stuttgart

1988 - 1993 (5 years)

Research in automotive applications of neural network hardware

Notably: Lane Driving for the Daimler OSCAR

Also:

Guest Lecturer at J.-W. Goethe University in Frankfurt a/M

Associate Professor at University of Twente

1974 - 1988 (14 years)

- digital gate design in close collaboration with the in-house fabrication
- hardware design on an in-house Gate Array
- CAD tooling developing for VLSI

Notably: globally asynchronous locally synchronous (GALS) design style, patented by Philips

Also:

Sabbatical at Siemens Central Research in Muenchen

Temporary CTO of ICD, a CAD tooling company

Lieutenant at Royal Dutch Navy

1972 - 1974 (2 years)

Served my duty while working at TNO-FEL in Wassenaar

Education

Technische Universiteit Delft

M.Sc., Electrical Engineering, 1966 - 1972

Activities and Societies: Organized the Exhibition "Electrotechniek en Verkeer"

Lambert Spaanenburg

Guest Researcher at Lund University

Lambert.Spaanenburg@eit.lth.se



1 person has recommended Lambert

"Ben has the mindset of a young person when it comes to his interest in and focus on the present and the future. Add to this a knowledge base spanning more or less that of the whole computer age and heavy experience in both university and industry. I think this is what makes Ben very wise. Ben places what is discussed in the full context of history, of how things have evolved and the companies working in those areas. Then Ben can create a road map of what is to come from the advances of technology and how this will affect the market and industry."

— Johan Ranefors, Founder, Glimworks, worked directly with Lambert at Lund University

Contact Lambert on LinkedIn